




r38100-w0-Yield(V)-OddPulses




r38100-w1-Yield(V)-OddPulses




r38100-w2-Yield(V)-OddPulses




r38100-w3-Yield(V)-OddPulses




r38100-w4-Yield(V)-OddPulses




r38100-w5-Yield(V)-OddPulses




r38100-w6-Yield(V)-OddPulses




r38100-w7-Yield(V)-OddPulses




r38100-w8-Yield(V)-OddPulses




r38100-w9-Yield(V)-OddPulses




r38100-w10-Yield(V)-OddPulses




r38100-w11-Yield(V)-OddPulses




r38100-w12-Yield(V)-OddPulses




r38100-w13-Yield(V)-OddPulses




r38100-w14-Yield(V)-OddPulses




r38100-w15-Yield(V)-OddPulses




r38100-w16-Yield(V)-OddPulses




r38100-w17-Yield(V)-OddPulses




r38100-w18-Yield(V)-OddPulses




r38100-w19-Yield(V)-OddPulses




r38100-w20-Yield(V)-OddPulses




r38100-w21-Yield(V)-OddPulses




r38100-w22-Yield(V)-OddPulses




r38100-w23-Yield(V)-OddPulses




r38100-w24-Yield(V)-OddPulses




r38100-w25-Yield(V)-OddPulses




r38100-w26-Yield(V)-OddPulses




r38100-w27-Yield(V)-OddPulses




r38100-w28-Yield(V)-OddPulses




r38100-w29-Yield(V)-OddPulses




r38100-w30-Yield(V)-OddPulses




r38100-w31-Yield(V)-OddPulses




r38100-w32-Yield(V)-OddPulses




r38100-w33-Yield(V)-OddPulses




r38100-w34-Yield(V)-OddPulses




r38100-w35-Yield(V)-OddPulses




r38100-w36-Yield(V)-OddPulses




r38100-w37-Yield(V)-OddPulses




r38100-w38-Yield(V)-OddPulses




r38100-w39-Yield(V)-OddPulses




r38100-w40-Yield(V)-OddPulses




r38100-w41-Yield(V)-OddPulses




r38100-w42-Yield(V)-OddPulses




r38100-w43-Yield(V)-OddPulses




r38100-w44-Yield(V)-OddPulses




r38100-w45-Yield(V)-OddPulses




r38100-w46-Yield(V)-OddPulses




r38100-w47-Yield(V)-OddPulses




r38100-w48-Yield(V)-OddPulses




r38100-w49-Yield(V)-OddPulses




r38100-w50-Yield(V)-OddPulses




r38100-w51-Yield(V)-OddPulses




r38100-w52-Yield(V)-OddPulses




r38100-w53-Yield(V)-OddPulses




r38100-w54-Yield(V)-OddPulses




r38100-w55-Yield(V)-OddPulses




r38100-w56-Yield(V)-OddPulses




r38100-w57-Yield(V)-OddPulses




r38100-w58-Yield(V)-OddPulses




r38100-w59-Yield(V)-OddPulses




r38100-w60-Yield(V)-OddPulses




r38100-w61-Yield(V)-OddPulses




r38100-w62-Yield(V)-OddPulses




r38100-w63-Yield(V)-OddPulses




r38100-w64-Yield(V)-OddPulses




r38100-w65-Yield(V)-OddPulses




r38100-w66-Yield(V)-OddPulses




r38100-w67-Yield(V)-OddPulses




r38100-w68-Yield(V)-OddPulses




r38100-w69-Yield(V)-OddPulses




r38100-w70-Yield(V)-OddPulses




r38100-w71-Yield(V)-OddPulses




r38100-w72-Yield(V)-OddPulses




r38100-w73-Yield(V)-OddPulses




r38100-w74-Yield(V)-OddPulses




r38100-w75-Yield(V)-OddPulses




r38100-w76-Yield(V)-OddPulses




r38100-w77-Yield(V)-OddPulses




r38100-w78-Yield(V)-OddPulses




r38100-w79-Yield(V)-OddPulses




r38100-w80-Yield(V)-OddPulses




r38100-w81-Yield(V)-OddPulses




r38100-w82-Yield(V)-OddPulses




r38100-w83-Yield(V)-OddPulses




r38100-w84-Yield(V)-OddPulses




r38100-w85-Yield(V)-OddPulses




r38100-w86-Yield(V)-OddPulses




r38100-w87-Yield(V)-OddPulses




r38100-w88-Yield(V)-OddPulses




r38100-w89-Yield(V)-OddPulses




r38100-w90-Yield(V)-OddPulses




r38100-w91-Yield(V)-OddPulses




r38100-w92-Yield(V)-OddPulses




r38100-w93-Yield(V)-OddPulses




r38100-w94-Yield(V)-OddPulses




r38100-w95-Yield(V)-OddPulses




r38100-w96-Yield(V)-OddPulses




r38100-w97-Yield(V)-OddPulses




r38100-w98-Yield(V)-OddPulses




r38100-w99-Yield(V)-OddPulses




r38100-w100-Yield(V)-OddPulses




r38100-w101-Yield(V)-OddPulses




r38100-w102-Yield(V)-OddPulses




r38100-w103-Yield(V)-OddPulses




r38100-w104-Yield(V)-OddPulses




r38100-w105-Yield(V)-OddPulses




r38100-w106-Yield(V)-OddPulses




r38100-w107-Yield(V)-OddPulses




r38100-w108-Yield(V)-OddPulses




r38100-w109-Yield(V)-OddPulses




r38100-w110-Yield(V)-OddPulses




r38100-w111-Yield(V)-OddPulses




r38100-w112-Yield(V)-OddPulses




r38100-w113-Yield(V)-OddPulses




r38100-w114-Yield(V)-OddPulses




r38100-w115-Yield(V)-OddPulses




r38100-w116-Yield(V)-OddPulses




r38100-w117-Yield(V)-OddPulses




r38100-w118-Yield(V)-OddPulses




r38100-w119-Yield(V)-OddPulses




r38100-w120-Yield(V)-OddPulses




r38100-w121-Yield(V)-OddPulses




r38100-w122-Yield(V)-OddPulses




r38100-w123-Yield(V)-OddPulses




r38100-w124-Yield(V)-OddPulses




r38100-w125-Yield(V)-OddPulses




r38100-w126-Yield(V)-OddPulses




r38100-w127-Yield(V)-OddPulses




r38100-w128-Yield(V)-OddPulses




r38100-w129-Yield(V)-OddPulses




r38100-w130-Yield(V)-OddPulses




r38100-w131-Yield(V)-OddPulses




r38100-w132-Yield(V)-OddPulses




r38100-w133-Yield(V)-OddPulses




r38100-w134-Yield(V)-OddPulses




r38100-w135-Yield(V)-OddPulses




r38100-w136-Yield(V)-OddPulses




r38100-w137-Yield(V)-OddPulses




r38100-w138-Yield(V)-OddPulses




r38100-w139-Yield(V)-OddPulses




r38100-w140-Yield(V)-OddPulses




r38100-w141-Yield(V)-OddPulses



r38100-w142-Yield(V)-OddPulses



r38100-w143-Yield(V)-OddPulses



Create on Date: Mon Aug 21 17:37:19 2017

Created by: M. McCrea

Created from: TBinPlots-WireYields.C

Date Source: TTreeRaw(38100)

Data Format Info:

this file contains the run average wire yield

for all time bins of all 144 wires for even odd and.

other pulse combinations.